#45 Fails to parse valid VHDL generate/else statment

Open
opened 5 months ago by deanh · 3 comments
deanh commented 5 months ago

Hi,

I am using vhdl-tool in linux for VSC. Version 0.0.17 Hash: dede7b2807 Date: Tue Oct 6 20:20:13 2020 +1100

I am working with a large database where the generate/else structure is used a lot. Between the generate and else generate it is optional to use and 'end;', which we do. This causes vhdl-tool to not be able to parse the file. See screenshot.

Let me know if there's anyting I can provide to help.

Regards Dean

Hi, I am using vhdl-tool in linux for VSC. Version 0.0.17 Hash: dede7b2807262c21284a3433a5e0e735e329ad15 Date: Tue Oct 6 20:20:13 2020 +1100 I am working with a large database where the generate/else structure is used a lot. Between the generate and else generate it is optional to use and 'end;', which we do. This causes vhdl-tool to not be able to parse the file. See screenshot. Let me know if there's anyting I can provide to help. Regards Dean
vhdl-tool commented 4 months ago
Owner

Thanks. That's a bug. Should be straightforward to fix. We'll release a fix in the next version.

Thanks. That's a bug. Should be straightforward to fix. We'll release a fix in the next version.
deanh commented 2 months ago
Poster

Great, thanks! Any idea when you'll be releasing the new version? I'm very keen to use vhdl-tool and get my colleagues up and running with the premium version as it looks really promising. However, due to this issue and #46, it can't parse our database. Thanks, Dean

Great, thanks! Any idea when you'll be releasing the new version? I'm very keen to use vhdl-tool and get my colleagues up and running with the premium version as it looks really promising. However, due to this issue and #46, it can't parse our database. Thanks, Dean
deanh commented 1 month ago
Poster

Any update on this?

Any update on this?
Sign in to join this conversation.
No Label
No Milestone
No assignee
2 Participants
Loading...
Cancel
Save
There is no content yet.